Citation: | Haixia Wu, Yilong Bai, Tian Wang, Xiaoran Li, Long He. SystolicB–1Circuit in Galois Fields Based on a Quaternary Logic Technique[J].JOURNAL OF BEIJING INSTITUTE OF TECHNOLOGY, 2020, 29(2): 177-183.doi:10.15918/j.jbit1004-0579.19119 |
[1] |
Brennan J P, Katti R. Montgomery multiplication over rings [J]. Journal of the Franklin Institute, 2009, 346(1): 10-16
|
[2] |
Faisal I, Jeddi Z, Amini E, et al. A flexible architecture for finite field galois fields(2
m) arithmetic processor [J]. Journal of Low Power Electronics, 2011, 7(3): 314-327
|
[3] |
Hariri A, Reyhani-Masoleh A. Concurrent error detection in montgomery multiplication over binary extension fields [J]. IEEE Transactions on Computers, 2011, 60(9): 1341-1353
|
[4] |
Chang N S, Kim T H, Kim C H, et al. A new bit-serial multiplier over using irreducible trinomials [J]. Computers and Mathematics with Applications, 2010, 60(2): 355-361
|
[5] |
Sha T, Dubrova E. MVL-PUFs: Multiple-valued logic physical unclonable functions [J]. International Journal of Circuit Theory and Applications, 2017, 45(2): 292-304
|
[6] |
Kim N Y, Kim H S, Yoo K. Computation of AB
2multiplication in using low-complexity systolic architecture [J]. IEE Proc Circuits Devices Systems, 2003, 150(2): 119-123
|
[7] |
Sunar B, Savas E, Koc C K. Constructing composite field representations for efficient conversion [J]. IEEE Transactions on Computers, 2003, 52(11): 1391-1398
|
[8] |
Abd-El-Barr M, Al-Noori A. Design of arithmetic building blocks for cryptographic systems[C]// 2016 11th Asia Joint Conference on Information Security (AsiaJCIS), Fukuoka, Japan, 2016.
|
[9] |
Wu Haixia, Qu Xiaonan, Cai Qilong, et al. Design of quaternary logic circuits based on source-coupled logic [J]. Journal of Beijing Institute of Technology, 2013, 22(1): 49-54
|
[10] |
Ike T, Hanyu T, Kameyama M. Fully source-coupled logic based multiple-valued VLSI[C]//Proc 32
ndIEEE International Symposium on Multiple-Valued Logic, Boston, USA, 2002.
|
[11] |
Hanyu T, Mochizuki A, Kameyam M. Multiple-valued dynamic source-coupled logic[C]//Proc 33
rdIEEE International Symposium on Multiple-Valued Logic, Tokyo, Japan, 2003.
|
[12] |
Nabil Abu-khader. Arithmetic operations in finite fields using multiple-valued logic[D]. Detroit, Michigan: Wayne State University, 2005.
|
[13] |
Kim N Y, Yoo K Y. Systolic architectures for inversion/divisionusing AB
2circuits in GF(2
m) [J]. Integration, the VLSI Journal, 2003, 35(1): 11-24
|
[14] |
Wang C L, Guo J H. New systolic arrays for C+AB
2, inversion, and division in GF(2
m) [J]. IEEE Transactions on Computers, 2000, 49(10): 1120-1125
|
[15] |
Wu Haixia, He Long, Li Xiaoran, et al. Design of
AB
2in Galois Fields Based on multiple-valued logic [J]. Journal of Beijing Institute of Technology, 2019, 28(4): 764-769
|
[16] |
Wu haixia, Bai Yilong, Li Xiaoran, et al. Design of high-speed quaternary D-Flip-Flop based on multiple-valued current-mode[C]// 2020 International Conference on Electronics, Automation and Communication Engineering (EACE2020), Paper ID: EA602, 2020. (in Chinese)
|