Citation: | Yue Ma, Shun'an Zhong, Shiwei Ren. Optimized Implementation for Wave Digital Filter Based Circuit Emulation on FPGA[J].JOURNAL OF BEIJING INSTITUTE OF TECHNOLOGY, 2017, 26(2): 235-244.doi:10.15918/j.jbit1004-0579.201726.0213 |
[1] |
Kapur G, Markan C M, Mittal S, et al. Analog field programmable CMOS operational transconductance amplifier (OTA)[C]//IEEE International Conference on Emerging Trends and Applications in Computer Science (ICETACS 2013), Shillong, India, 2013.
|
[2] |
Suda N, Suh J, Hakim N, et al. A 65.nm programmable analog device array (PANDA) for analog circuit emulation[J]. IEEE Transactions on Circuits & Systems I:Regular Papers, 2016, 63(2):1-10.
|
[3] |
Kutuk H, Kang S M. A switched capacitor approach to field-programmable analog array (FPAA) design[J]. Analog Integrated Circuits and Signal Processing, 1998, 17(1):51-65.
|
[4] |
Deese A S, Nwankpa C O, Jimenez J, et al. Design of modular field programmable analog array hardware for analysis of large power systems[C]//IEEE International Symposium on Circuits and Systems (ISCAS 2012), Seoul, Korea (South), 2012.
|
[5] |
Zheng R, Suh J, Xu C, et al. Programmable analog device array (PANDA):a platform for transistor-level analog reconfigurability[C]//48th ACM/EDAC/IEEE Design Automation Conference (DAC 2011),San Diego, USA,2011.
|
[6] |
Fettweis A. Wave digital filters, theory and practice[J]. Proceedings of the IEEE, 1986, 74(2):270-327.
|
[7] |
Wu W, Chen Y L, Ma Y, et al. Wave digital filter based analog circuit emulation on FPGA[C]//IEEE International Symposium on Circuits and Systems (ISCAS 2016),Montreal, Canada, 2016.
|
[8] |
Cederbaum I. Some applications of graph theory to network analysis and synthesis[J]. IEEE Transactions on Circuits & Systems, 1984, 31(1):64-68.
|
[9] |
Tarjan R E. Updating a balanced search tree in O(1) rotations[J]. Information Processing Letters, 1983, 16(5):253-257.
|