Citation: | GAO Jun-feng, HAN Yue-qiu, WANG Wei. ASIC Design and Implementation for Digital Pulse Compression Chip[J].JOURNAL OF BEIJING INSTITUTE OF TECHNOLOGY, 2004, 13(1): 1-4. |
[1] |
K ari Kalliojarvi.Roundoff er rors in block flo ating pointsystems[J] .I EEE T ransact ions on Sig nal Processing,1996,44(4):783-790.
|
[2] |
Hu Guorong,L ee T ak K wan.Asynchr onous FF T ASICarchitecture[J] .Chinese Journal of Electronics,1998,7(4):333-337.
|
[3] |
Despain A M.Fourier transforms computers usingCORDI C iterations[J] .IEEE T r ans on Computer,1974,23(10):993-1001.
|
[4] |
L iu Zhenyu.T he study of the ASIC design of digitalpulse compressio n and high level data link contr oller[D] .Beijing:Depar tment of Electronic Eng ineering,BeijingInstitute of T echnolo gy,2002.(in Chinese)
|
[5] |
Despain A M.Very fast Four ier transfo rms algor ithmshardw are for implementation[J] .IEEE T rans on Computers,1979,28(5):333-341.
|
[6] |
L i Fanghui,Long T eng,M ao Erke.Study of the highspeed real t ime pulse compression system based onT MS320C6201[J] .Chinese Journal of Electro nics,2001,29(9):1272-1274.(in Chinese)
|