Welcome to Journal of Beijing Institute of Technology
Volume 21Issue 4
.
Turn off MathJax
Article Contents
TIAN Li-yu, SUN Mi, WAN Yang-liang. Implementation of a kind of FPGA-based binary phase coded radar signal processor architecture[J]. JOURNAL OF BEIJING INSTITUTE OF TECHNOLOGY, 2012, 21(4): 526-531.
Citation: TIAN Li-yu, SUN Mi, WAN Yang-liang. Implementation of a kind of FPGA-based binary phase coded radar signal processor architecture[J].JOURNAL OF BEIJING INSTITUTE OF TECHNOLOGY, 2012, 21(4): 526-531.

Implementation of a kind of FPGA-based binary phase coded radar signal processor architecture

  • Received Date:2012-07-15
  • A flexible field programmable gate array based radar signal processor is presented. The radar signal processor mainly consists of five functional modules: radar system timer, binary phase coded pulse compression(PC), moving target detection(MTD), constant false alarm rate(CFAR) and target dots processing. Preliminary target dots information is obtained in PC, MTD, and CFAR modules and Nios II CPU is used for target dots combination and false sidelobe target removing. System on programmable chip(SOPC) technique is adopted in the system in which SDRAM is used to cache data. Finally, a FPGA-based binary phase coded radar signal processor is realized and simulation result is given.
  • loading
  • [1]
    Lal S, Muscedere R, Chowdhury S. An FPGA-based signal processing system for a 77.GHz MEMS tri-mode automotive radar //Rapid System Prototyping. Karlsruhe, Germany: IEEE, 2011:2-8.
    [2]
    Kayani J K. Performance analysis of noncoherent pulse compression technique[J]. Aerospace and Electronic Systems, 2011, 47(4):2986-2990.
    [3]
    Clement G T, Nomura Hideyuki, Kamakura Tomoo. The feasibility of pulse compression by nonlinear effective bandwidth extension[J]. Acoustical Society of American, 2011, 130(4):1810-1819.
    [4]
    Yusupov D B, Chirkin A S. Frequency doubling of phase-modulated femtosecond laser pulses in periodically poled and chirped nonlinear crystals[J]. Physics of Wave Phenomena, 2007, 15(4):263-271.
    [5]
    Guo J, Li Z F, Bao Z. Adaptive clutter suppression and resolving of velocity ambiguities for an experimental three-channel airborne synthetic aperture radar-ground moving target indication system[J]. Sonar and Navigation, 2011, 5(4):426-435.
    [6]
    Jacobscon A T. A continuous-flow mixed-radix dynamically-configurable FFT processor . California: University of California, 2007.
    [7]
    Gemzicky E. The software-based implementation of the CFAR receiver for the processing of the radar signal[J]. Advances in Electrical and Electronic Engineering, 2011, 6(1):40-43.
    [8]
    Gao Yajun, Zhang Guanjie, Chen Mao. Design and implementation of a CFAR based on FPGA[J]. Fire Control Radar Technology,2006, 35(3):64-68.(in Chinese)
    [9]
    Bian Mingming, Liu Feng, Xie Yizhuang. Dynamic reconfigurable storage and pretreatment system of SAR signal processing using Nios II architecture[J]. IET Conference Publications, 2009, 2009(551):615-618.
    [10]
    Zhang Xueseng, Du Chunpeng, Sun Shize. Application of Nios II processor in radar signal processing[J]. Ship Electronic Engineering, 2007, 27(4):126-128.(in Chinese)
  • 加载中

Catalog

    通讯作者:陈斌, bchen63@163.com
    • 1.

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (1010) PDF downloads(14) Cited by()
    Proportional views
    Related

    /

      Return
      Return
        Baidu
        map