Citation: | WU Hai-xia, QU Xiao-nan, CAI Qi-long, XIA Qian-bin, ZHONG Shun-an. Design of quaternary logic circuits based on source-coupled logic[J].JOURNAL OF BEIJING INSTITUTE OF TECHNOLOGY, 2013, 22(1): 49-54. |
[1] |
Zhirnov V V. Emerging research logic devices[J]. IEEE Circuits & Devices Magazine, 2005, 21(3):37-46.
|
[2] |
Sheng Fasheng.Study and design of digital control integrated circuits based on current-mode techniques [D]. Hangzhou:Zhejiang University, 2002. (in Chinese)
|
[3] |
Venkatraman V, Burleson W. An energy-efficient multi-bit quaternary current-mode signaling for on-chip interconnects[C]//IEEE 29th Custom Integrated Circuits Conference. Piscataway, NJ, USA: IEEE, 2007: 301-304.
|
[4] |
Matsuura T, Shirahama H. Timing variation aware multiple-valued current-mode circuit for a low-power pipelined system[C]//39th International Symposium on Multiple-Valued Logic. ISMVL 2009. Piscataway, NJ, USA: IEEE, 2009: 60-5.
|
[5] |
Natsui Masanori, Arimitsu Takashi, Hanyu Takahiro. Low-energy pipelined multiple-valued current-mode circuit with 8-level static current-source control[C]//Proceedings of the International Symposium on Multiple-Valued Logic (ISMVL 2010). Los Alamitos, CA, USA: IEEE, 2010: 235-240.
|
[6] |
Shirahama H, Mochizuki A, Hanyu T, et al. Design of a processing element based on quaternary differential logic for a multi-core SIMD processor[C]//37th International Symposium on Multiple-Valued Logic (ISMVL'07). Piscataway, NJ, USA : IEEE, 2007: 300-5.
|
[7] |
Jerraya A, Tenhunen H. Multiprocessor systems-on-Chips [J]. Computer, 2005, 38(7):36-40.
|
[8] |
Ike T, Hanyu T, Kameyama M. Fully source-coupled logic based multiple-valued VLSI[C]//Proceedings of 32nd IEEE International Symposium on Multiple-Valued Logic. Los Alamitos, CA, USA: IEEE Comput Soc, 2002: 270-275.
|
[9] |
Rawat K, Darwish T,Bayoumi M. A low power and reduced area carry select adder[C]//Conference Proceedings of 45th Midwest Symposium on Circuits and Systems. Tulsa, OK, USA:IEEE,2002:467-470.
|
[10] |
Wey I-Chyn, Chow Hwang-Cherng. A fast and power-saving self-timed Manchester carry-bypass adder for Booth multiplier-accumulator design[C]//Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits. Fukuoka, Japan:IEEE, 2004:500-503.
|